

TFT LCD Approval Specification

MODEL NO.: N141C3 - L05

Customer: Lenovo International

Approved by:

Yasumasa Tahedou. 2007/11/26.

Note:

A. Zy 2007/11/26

記錄	工作	審核	角色	投票
2007-11-23 15:19:23 CST	PMMD Director	Kj_cheng(鄭光容 /56505/54419/14107	Director (deputy)	Accept

**- CONTENTS -**

REVISION HISTORY	-----	3
1. GENERAL DESCRIPTION	-----	4
1.1 OVERVIEW		
1.2 FEATURES		
1.3 APPLICATION		
1.4 GENERAL SPECIFICATIONS		
1.5 MECHANICAL SPECIFICATIONS		
2. ABSOLUTE MAXIMUM RATINGS	-----	5
2.1 ABSOLUTE RATINGS OF ENVIRONMENT		
2.2 ELECTRICAL ABSOLUTE RATINGS		
2.2.1 TFT LCD MODULE		
2.2.2 BACKLIGHT UNIT		
3. ELECTRICAL CHARACTERISTICS	-----	7
3.1 TFT LCD MODULE		
3.2 BACKLIGHT UNIT		
4. BLOCK DIAGRAM	-----	11
4.1 TFT LCD MODULE		
4.2 BACKLIGHT UNIT		
5. INPUT TERMINAL PIN ASSIGNMENT	-----	12
5.1 TFT LCD MODULE		
5.2 BACKLIGHT UNIT		
5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL		
5.4 COLOR DATA INPUT ASSIGNMENT		
5.5 EDID DATA STRUCTURE		
6. INTERFACE TIMING	-----	18
6.1 INPUT SIGNAL TIMING SPECIFICATIONS		
6.2 POWER ON/OFF SEQUENCE		
7. OPTICAL CHARACTERISTICS	-----	20
7.1 TEST CONDITIONS		
7.2 OPTICAL SPECIFICATIONS		
8. PRECAUTIONS	-----	24
8.1 HANDLING PRECAUTIONS		
8.2 STORAGE PRECAUTIONS		
8.3 OPERATION PRECAUTIONS		
9. PACKING	-----	25
9.1 CARTON		
9.2 PALLET		
10. DEFINITION OF LABELS	-----	27
10.1 CMO MODULE LABEL		
10.2 CMO CARTON LABE		

**REVISION HISTORY**

Version	Date	Page (New)	Section	Description
3.0	Nov 07,'07	All	All	Approval specification was first issued.
3.1	Nov 16,07	25, 27	9, 10	Revise the description of Packing method & label

1 GENERAL DESCRIPTION

1.1 OVERVIEW

N141C3 - L05 is a 14.1" TFT Liquid Crystal Display module with single CCFL Backlight unit and 30 pins LVDS interface. This module supports 1440 x (3 RGB) x 900 WXGA+ mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction. The inverter module for backlight is not built in.

1.2 FEATURES

- Thin and Light Weight
- WXGA+ (1440 x 900 pixels) resolution
- DE only mode
- 3.3V LVDS (Low Voltage Differential Signaling) interface with 2 pixel/clock
- RoHS compliance
- Auto Recovery function

1.3 APPLICATION

- TFT LCD Notebook

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	303.48(H) X 189.675(V) (14.1 inch Diagonal)	mm	(1)
Bezel Opening Area	306.76 (H) x 193.0 (V)	mm	
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1440 x R.G.B. x 900	pixel	-
Pixel Pitch	0.21075 (H) x 0.21075 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Anti-glare and Hard Coat , Haze 42, (3H min.)	-	-

1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Typ.	Max.	Unit	Note
Module Size	Horizontal(H)	319	319.5	320	mm	(1)
	Vertical(V)	205	205.5	206	mm	
	Depth(D)	--	5.2	5.5	mm	
Weight		--	425	440	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions

2 ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT


Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	T _{ST}	-20	+60	°C	(1)
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)
Shock (Non-Operating)	S _{NOP}	-	210/50	G/ms	(3), (5)
Vibration (Non-Operating)	V _{NOP}	-	1.5	G	(4), (5)

Note (1) (a) 90 %RH Max. (Ta ≤ 40 °C).

(b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).

(c) No condensation.

Note (2) The temperature of panel display surface area should be 0 °C Min. and 50 °C Max..




Note (3) 1 time for $\pm X$, $\pm Y$, $\pm Z$. for Condition (210G / 3ms) is half Sine Wave, Condition (50G / 18ms) is Rectangle Wave.

Note (4) 10 ~ 500 Hz, 30 min / Cycle, 1 cycles for each X, Y, Z axis.

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

The fixing condition is shown as below:



2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	V _{CC}	-0.3	+4.0	V	(1)
Logic Input Voltage	V _{IN}	-0.3	V _{CC} +0.3	V	

2.2.2 BACKLIGHT UNIT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Lamp Voltage	V _L	-	2.5K	V _{RMS}	(1), (2)
Lamp Current	I _L	2.0	7	mA _{RMS}	(1), (2)
Lamp Frequency	F _L	45	80	KHz	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) Specified values are for lamp (Refer to 3.2 for further information).



CHI MEI
OPTOELECTRONICS CORP.

Doc No.: 4407Y311
Issued Date: Nov 16, 2007
Model No.: N141C3 - L05

Approval

3 ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

Ta = 25 ± 2 °C


Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Power Supply Voltage	V _{CC}	3.0	3.3	3.6	V	-
Permissible Ripple Voltage	V _{RP}	-	50	-	mV	-
Rush Current	I _{RUSH}	-	-	1.5	A	(2)
Initial Stage Current	I _{IS}	-	-	1.0	A	(2)
Power Supply Current	White	-	380	430	mA	(3)
	Black		465	510	mA	(3)
	Win XP	-	400	440	mA	(3)
	1H2V		490		mA	(3)
LVDS Differential Input High Threshold	V _{TH(LVDS)}	-	-	+100	mV	(5), V _{CM} =1.2V
LVDS Differential Input Low Threshold	V _{TL(LVDS)}	-100	-	-	mV	(5), V _{CM} =1.2V
LVDS Common Mode Voltage	V _{CM}	1.125	-	1.375	V	(5)
LVDS Differential Input Voltage	V _{ID}	100	-	600	mV	(5)
Terminating Resistor	R _T	-	100	-	Ohm	-
Power per EBL WG	P _{EBL}	-	3.69	-	W	(4)

Note (1) The ambient temperature is Ta = 25 ± 2 °C.

Note (2) I_{RUSH}: the maximum current when VCC is rising

I_{IS}: the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.




Note (3) The specified power supply current is under the conditions at $V_{CC} = 3.3\text{ V}$, $T_a = 25 \pm 2\text{ }^\circ\text{C}$, $f_v = 60\text{ Hz}$, whereas a power dissipation check pattern below is displayed.

Note (4) The specified power are the sum of LCD panel electronics input power and the inverter input power. Test conditions are as follows.

- (a) $V_{CC} = 3.3\text{ V}$, $T_a = 25 \pm 2\text{ }^\circ\text{C}$, $f_v = 60\text{ Hz}$,
- (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.
- (c) Luminance: 60 nits.
- (d) The inverter used is provided from Sumida (www.sumida.com.tw). Please contact Sumida for detail information. CMO doesn't provide the inverter in this product.

Note (5) The parameters of LVDS signals are defined as the following figures.




3.2 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Lamp Input Voltage	V _L	612	680	748	V _{RMS}	I _L = 6.0 mA
Lamp Current	I _L	2.0	6.0	7	mA _{RMS}	(1)
Lamp Turn On Voltage	V _s	-	-	1400 (0 °C)	V _{RMS}	(2)
Operating Frequency	F _L	45	-	80	KHz	(3)
Lamp Life Time	L _{BL}	15,000	-	-	Hrs	(5)
Power Consumption	P _L	-	4.08	-	W	(4), I _L = 6.0 mA

Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:



Note (2) The voltage that must be larger than V_s should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.

Note (3) The lamp frequency may produce interference with horizontal synchronous frequency from the display, and this may cause line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.

Note (4) $P_L = I_L \times V_L$

Note (5) The lifetime of lamp can be defined as the time in which it continues to operate under the condition Ta = 25 ± 2 °C and I_L = 6 mA_{RMS} until one of the following events occurs:

- (a) When the brightness becomes or lower than 50% of its original value.
- (b) When the effective ignition length becomes ≤ 80% of its original value. (Effective ignition length is a scope that luminance is over 70% of that at the center point.)

Note (6) The waveform of the voltage output of inverter must be area-symmetric and the design of the inverter must have specifications for the modularized lamp. The performance of the Backlight, such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for the lamp. All the parameters of an inverter should be carefully designed to avoid producing too much current leakage from high voltage output of the inverter. When designing or ordering the inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module should be operated in the same manners when it is installed in your instrument.

The output of the inverter must have symmetrical (negative and positive) voltage waveform and symmetrical current waveform. (Unsymmetrical ratio is less than 10%) Please do not use the inverter which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may produce interface with horizontal synchronous frequency and as a result this may cause beat on the



CHI MEI
OPTOELECTRONICS CORP.


Doc No.: 4407Y311
Issued Date: Nov 16, 2007
Model No.: N141C3 - L05

Approval

display. Therefore lamp frequency shall be as away possible from the horizontal synchronous frequency and from its harmonics in order to prevent interference.

Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its leakage current.

- The asymmetry rate of the inverter waveform should be 10% below.
- The distortion rate of the waveform should be within $\sqrt{2} \pm 10\%$.
- The ideal sine wave form shall be symmetric in positive and negative polarities.



* Asymmetry rate:


$$| I_p - I_{-p} | / I_{rms} * 100\%$$

* Distortion rate

$$I_p \text{ (or } I_{-p}) / I_{rms}$$

4 BLOCK DIAGRAM

4.1 TFT LCD MODULE



4.2 BACKLIGHT UNIT





5 INPUT TERMINAL PIN ASSIGNMENT


5.1 TFT LCD MODULE

Pin	Symbol	Description	Polarity	Remark
1	Vss	Ground		
2	Vcc	Power Supply +3.3 V (typical)		
3	Vcc	Power Supply +3.3 V (typical)		
4	V _{EDID}	DDC 3.3V Power		
5	NC	Non-Connection		
6	CLK _{EDID}	DDC Clock		
7	DATA _{EDID}	DDC Data		-
8	RXO0-	LVDS Differential Data Input (Odd)	Negative	
9	RXO0+	LVDS Differential Data Input (Odd)	Positive	
10	Vss	Ground		
11	RXO1-	LVDS Differential Data Input (Odd)	Negative	
12	RXO1+	LVDS Differential Data Input (Odd)	Positive	
13	Vss	Ground		
14	RXO2-	LVDS Differential Data Input (Odd)	Negative	
15	RXO2+	LVDS Differential Data Input (Odd)	Positive	
16	Vss	Ground		
17	RXOC-	LVDS Clock Data Input (Odd)	Negative	
18	RXOC+	LVDS Clock Data Input (Odd)	Positive	
19	Vss	Ground		
20	RxE0-	LVDS Differential Data Input (Even)	Negative	
21	RxE0+	LVDS Differential Data Input (Even)	Positive	
22	Vss	Ground		
23	RxE1-	LVDS Differential Data Input (Even)	Negative	
24	RxE1+	LVDS Differential Data Input (Even)	Positive	
25	Vss	Ground		
26	RxE2-	LVDS Differential Data Input (Even)	Negative	
27	RxE2+	LVDS Differential Data Input (Even)	Positive	
28	Vss	Ground		
29	RXEC-	LVDS Clock Data Input (Even)	Negative	
30	RXEC+	LVDS Clock Data Input (Even)	Positive	

Note (1) Connector Part No.: JAE-FI-XB30SRL-HF11

Note (2) User's connector Part No: JAE-FI-X30C2L

Note (3) The first pixel is odd as shown in the following figure.




5.2 BACKLIGHT UNIT

Pin	Symbol	Description	Color
1	HV	High Voltage	Pink
2	LV	Ground	White

Note (1) Connector Part No.: JST- BHSR-02VS-1

Note (2) User's connector Part No.: SM02B-BHSS-1-TB

5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL





5.4 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

Color		Data Signal																	
		Red						Green						Blue					
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Red	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	
Gray Scale Of Green	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0	
Gray Scale Of Blue	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0
Blue(63)	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	

Note (1) 0: Low Level Voltage, 1: High Level Voltage



5.5 EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPD1 standards.

	Byte (hex)	Field Name and Comments	Value (hex)	Value (binary)
0	0	Header , Fixed	00	00000000
1	1	Header , Fixed	FF	11111111
2	2	Header , Fixed	FF	11111111
3	3	Header , Fixed	FF	11111111
4	4	Header , Fixed	FF	11111111
5	5	Header , Fixed	FF	11111111
6	6	Header , Fixed	FF	11111111
7	7	Header , Fixed	00	00000000
8	8	ID=Lenovo	30	00110000
9	9	ID=Lenovo	AE	10101110
10	0A	XGA (Lenovo Unique ID)	33	00110011
11	0B	XGA (Lenovo Unique ID)	40	01000000
12	0C	32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
13	0D	32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
14	0E	32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
15	0F	32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
16	10	Week of manufacture 1 - 53 (unused: 00h) : 02h fixed by CMO	28	00101000
17	11	Year of manufacture year - 1990(unsed:00h) : 0Dh (Year 2003) fixed by CMO	11	00010001
18	12	Version=1	01	00000001
19	13	Revision=3	03	00000011
20	14	Digital	80	10000000
21	15	Active area horizontal 30.348cm	1E	00011110
22	16	Active area vertical 18.9675cm	13	00010011
23	17	gamma * 100-100 = 2.2*100-100=120	78	01111000
24	18	Feature support (no DPMS, Active off, RGB, Preferred Timing Mode)	EA	11101010
25	19	Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0	0E	00001110
26	1A	Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0	05	00000101
27	1B	Rx=0.590	97	10010111
28	1C	Ry=0.340	57	01010111
29	1D	Gx=0.319	51	01010001
30	1E	Gy=0.541	8A	10001010
31	1F	Bx=0.152	27	00100111
32	20	By=0.125	20	00100000
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2 (1440x900@60Hz)	00	00000000
37	25	No manufacturer's specific timing	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	00000001


CHI MEI
OPTOELECTRONICS CORP.

Doc No.: 4407Y311

Issued Date: Nov 16, 2007

Model No.: N141C3 - L05

Approval

42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("96.5MHz", According to VESA CVT Rev1.1)	B2	10110010
55	37	96.5MHz/10000 =9650=25B2H	25	00100101
56	38	HActive(D7-D0) = 1440 mod 256	A0	10100000
57	39	HBlank(D7-D0) = 266 mod 256	0A	00001010
58	3A	HActive(D11-D8) : HBlank(D11-D8) = 1440/256 : 266/256	51	01010001
59	3B	VActive(D7-D0) = 900 mod 256	84	10000100
60	3C	VBlank(D7-D0) = 43 mod 256	2B	00101011
61	3D	VActive(D11-D8) : VBlank(D11-D8) = 900/256 : 43/256	30	00110000
62	3E	HSyncOffset(D7-D0) = HBorder+HFrontPorch = 82	52	01010010
63	3F	HSyncWidth(D7-D0) = 54	36	00110110
64	40	VSyncoffset(D3-D0)=5 : VSyncoffset(D3-D0)=9	59	01011001
65	41	HSyncOffset(D9-D8) : HSyncWidth(D9-D8) : VSyncoffset(D5-D4) : VSyncoffset(D5-D4)	00	00000000
66	42	HImageSize(mm, D7-D0) = 303mod 256	2F	00101111
67	43	VImageSize(mm, D7-D0) = 190mod 256	BE	10111110
68	44	HImageSize(D11-D8) : VImageSize(D11-D8) = 303/256 : 190/256	10	00010000
69	45	Horizontal Border=0	00	00000000
70	46	Vertical Border=0	00	00000000
71	47	Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync	18	00011000
72	48	Detailed timing description # 1 Pixel clock ("80.44MHz", According to VESA CVT Rev1.1)	6C	01101100
73	49	80.44MHz/10000 =8044=1F6CH	1F	00011111
74	4A	Horizontal Active =1440 mod 256	A0	10100000
75	4B	Horizontal Blanking =266 mod 256	0A	00001010
76	4C	HActive(D11-D8) : HBlank(D11-D8) = 1440/256 : 266/256	51	01010001
77	4D	Vertical Active =900 mod 256	84	10000100
78	4E	Vertical Blanking =43 mod 256	2B	00101011
79	4F	VActive(D11-D8) : VBlank(D11-D8) = 900/256 : 43/256	30	00110000
80	50	Horizontal Sync. Offset =82	52	01010010
81	51	Horizontal Sync Pulse Width =54	36	00110110
82	52	VSyncoffset(D3-D0)=5 : VSyncoffset(D3-D0)=9	59	01011001
83	53	Horizontal Vertical Sync Offset/Width upper 2bits = 0	00	00000000
84	54	HImageSize(mm, D7-D0) = 303mod 256	2F	00101111
85	55	VImageSize(mm, D7-D0) = 190mod 256	BE	10111110


CHI MEI
OPTOELECTRONICS CORP.

Doc No.: 4407Y311

Issued Date: Nov 16, 2007

Model No.: N141C3 - L05

Approval

86	56	HImageSize(D11-D8) : VImageSize(D11-D8) = 303/256 : 190/256	10	00010000
87	57	Horizontal Border=0	00	00000000
88	58	Vertical Border=0	00	00000000
89	59	Non-interlaced,Normal display,no stereo,Digital separate sync,H/V pol negatives	18	00011000
90	5A	Flag	00	00000000
91	5B	Flag	00	00000000
92	5C	Flag	00	00000000
93	5D	Data type tag :0F	0F	00001111
94	5E	Flag	00	00000000
95	5F	Low Refresh Rate #1 (Horizontal active pixels / 8) - 31=95	95	10010101
96	60	Low Refresh Rate #1 Image Aspect ratio(16 : 10)	0A	00001010
97	61	Low Refresh Rate #1 Refresh Rate=50Hz	32	00110010
98	62	Low Refresh Rate #2 (Horizontal active pixels / 8) - 31=95	95	10010101
99	63	Low Refresh Rate #2 Image Aspect ratio(16 : 10)	0A	00001010
100	64	Low Refresh Rate #2 Refresh Rate=40Hz	28	00101000
101	65	Brightness (1/10nit) , 200/10=20(=14h)	14	00010100
102	66	Feature Flags	01	00000001
103	67	Reserved	00	00000000
104	68	EISA manufacturer code(3 Character ID) -CMO	0D	00001101
105	69	Compressed ASCII	AF	10101111
106	6A	Panel Supplier Reserved - Product code -1434	34	00110100
107	6B	(Hex, LSB first)	14	00010100
108	6C	Flag	00	00000000
109	6D	Flag	00	00000000
110	6E	Flag	00	00000000
111	6F	Data type tag : Feh	FE	11111110
112	70	Flag	00	00000000
113	71	"N"	4E	01001110
114	72	"1"	31	00110001
115	73	"4"	34	00110100
116	74	"1"	31	00110001
117	75	"C"	43	01000011
118	76	"3"	33	00110011
119	77	"-"	2D	00101101
120	78	"L"	4C	01001100
121	79	"0"	30	00110000
122	7A	"5"	35	00110101
123	7B	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	0A	00001010
124	7C	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000
125	7D	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000
126	7E	No extension	00	00000000
127	7F	One-byte checksum of entire 128 bytes EDID equals 00h.	4C	01001100

6 INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The specifications of input signal timing are as the following table and timing diagram.


Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
DCLK	Frequency	1/Tc	25	44.5	60	MHz	(2)(3)
DE	Vertical Total Time	TV	910	926	1500	TH	-
	Vertical Active Display Period	TVD	900	900	900	TH	-
	Vertical Active Blanking Period	TVB	TV-TVD	26	TV-TVD	TH	
	Horizontal Total Time	TH	760	800	880	Tc	(2)
	Horizontal Active Display Period	THD	720	720	720	Tc	(2)
	Horizontal Active Blanking Period	THB	TH-THD	80	TH-THD	Tc	(2)

Note (1) Because this module is operated by DE only mode, Hsync and Vsync are ignored.

(2) 2 channels LVDS input.


(3) The module can be operated at 40Hz refresh rate. However, there might be some side effect like flicker, brightness change or etc.

INPUT SIGNAL TIMING DIAGRAM





6.2 POWER ON/OFF SEQUENCE



Timing Specifications:

$$t1 \leq 10 \text{ msec}$$

$$0 < t2 \leq 50 \text{ msec}$$

$$0 < t3 \text{ msec}$$

$$t4 \geq 150 \text{ msec}$$

$$t5 \geq 200 \text{ msec}$$

$$t6 \geq 0 \text{ msec}$$

$$t7 \leq 10 \text{ msec}$$

Note (1) Please follow the power on/off sequence described above. Otherwise, the LCD module might be damaged.

Note (2) Please avoid floating state of interface signal at invalid period. When the interface signal is invalid, be sure to pull down the power supply of LCD Vcc to 0 V.

Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the interface signal is valid. The Backlight inverter power must be turned off before the power supply for the logic and the interface signal is invalid.

Note (4) Sometimes some slight noise shows when LCD is turned off (even backlight is already off). To avoid this phenomenon, we suggest that the Vcc falling time is better to follow $5 \leq t7 \leq 300 \text{ ms}$.



7 OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS


Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	V _{CC}	3.3	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
Inverter Current	I _L	6.0	mA
Inverter Driving Frequency	F _L	61	KHz
Inverter	Sumida H05-4915		

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

7.2 OPTICAL SPECIFICATIONS

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note	
Contrast Ratio		CR	$\theta_x=0^\circ, \theta_Y=0^\circ$ Viewing Normal Angle	200	300	-	-	(2), (6)	
Response Time		T _R		-	5	10	ms	(3)	
		T _F		-	11	16	ms		
Average Luminance of White		L _{AVE}		170	200	-	cd/m ²	(4), (6)	
White Variation		δW		80%	-	-	-	(5)	
				60%	-	-	-	(5)	
Color Chromaticity	Red	R _x		$\theta_x=0^\circ, \theta_Y=0^\circ$ Viewing Normal Angle	TYP -0.03	0.586	TYP +0.03	-	(1), (6)
		R _y				0.336		-	
	Green	G _x				0.319		-	
		G _y				0.535		-	
	Blue	B _x	0.152			-			
		B _y	0.125			-			
	White	W _x	TYP -0.028		0.313	TYP +0.028	-		
		W _y	TYP -0.02		0.329	TYP +0.02	-		
Viewing Angle	Horizontal	θ_{x+}	CR≥10	40	45	-	Deg.		
		θ_{x-}		40	45	-			
	Vertical	θ_{y+}		15	20	-			
		θ_{y-}		40	45	-			

Note (1) Definition of Viewing Angle (θ_x , θ_y):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

$$\text{Contrast Ratio (CR)} = L_{63} / L_0$$


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

$$\text{CR} = \text{CR} (1)$$

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (5).

Note (3) Definition of Response Time (T_R , T_F):





CHI MEI
OPTOELECTRONICS CORP.

Doc No.: 4407Y311
Issued Date: Nov 16, 2007
Model No.: N141C3 - L05

Approval

Note (4) Definition of Average Luminance of White (L_{AVE}):

Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$


$L(x)$ is corresponding to the luminance of the point X at Figure in Note (5)

Note (5) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 & 13 points


$$\delta W (5pt) = \text{Minimum} [L(1), L(2), L(3), L(4), L(5)] / \text{Maximum} [L(1), L(2), L(3), L(4), L(5)]$$

$$\delta W (13pt) = \text{Minimum} [L(1), L(2), L(3), L(4), L(5), L(6), L(7), L(8), L(9), L(10), L(11), L(12), L(13)] / \text{Maximum} [L(1), L(2), L(3), L(4), L(5), L(6), L(7), L(8), L(9), L(10), L(11), L(12), L(13)]$$



**CHI MEI**
OPTOELECTRONICS CORP.Doc No.: 4407Y311
Issued Date: Nov 16, 2007
Model No.: N141C3 - L05**Approval****Note (6) Measurement Setup:**

The LCD module should be stabilized at given temperature for 15 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 15 minutes in a windless room.



8 PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the lamp wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 SAFETY PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of lamp will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.

9 PACKAGING

9.1 CARTON




Figure. 9-1 Packing method

9.2 PALLET

Sea & Land Transportation

Air Transportation




Figure. 9-2 Packing method


10 DEFINITION OF LABELS

10.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N141C3 - L05
- (b) Revision: Rev. XX, for example: A1, ..., C1, C2 ...etc.
- (c) Serial ID: X X X X X X Y M D X N N N N



(d)UL/CB logo: LE00 especially stands for panel manufactured by CMO NingBo satisfying UL/CB requirement.

Serial ID includes the information as below:

- (a) Manufactured Date: Year: 1~9, for 2001~2009
 Month: 1~9, A~C, for Jan. ~ Dec.
 Day: 1~9, A~Y, for 1st to 31st, exclude I , O and U
- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product

For Lenovo's barcode content

11S PPPPPP Z1Z HHH SSSSSS YMM

- (a) 11S: Fixed characters.
- (b) PPPPPP (P/N): Customer part number 42T0452, fixed characters
- (c) Z1Z: Fixed characters.
- (d) HHH (Header Code): DSF
- (e) SSSSSS: Series number.
- (f) YMM: Y: The last character of year. MM: Month

**CHI MEI**
OPTOELECTRONICS CORP.

Doc No.: 4407Y311


Issued Date: Nov 16, 2007

Model No.: N141C3 - L05

Approval

10.2 CMO CARTON LABEL

	
CHI MEI OPTOELECTRONICS	
PO.NO.	_____
Part ID.	P/N 42T0452
Model Name	N141C3-L05
Carton ID.	_____ Quantities 20
06/04	Made in China
	



- NOTES:
1. OUTLINE TOLERANCE: ±0.5mm.
 2. MIN SCREW LENGTH: 2.3 mm.
 3. MAX SCREW TORQUE: 2.5 kgf-cm.
 4. SIGNAL INTERFACE CONNECTOR: FI-XB30SRL-HF11 (JAE).
 5. CCFL CONNECTOR: BHSR-02VS-1 (JST).

TITLE		Drawing No.		Part No.		Material		Date		Scale	
N141C3-L05		N141C3-L05		N/A		N/A		18-Sep-2007		1:1	
Checked		Drawing		Part No.		Material		Date		Scale	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Designer		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Approved		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Checked		Garry, Lu		N/A		N/A		18-Sep-2007		1:1	
Drawn		Garry, Lu		N/A		N					